

SWITCH CIRCUIT

CROSS REFERENCE TO RELATED APPLICATIONS

This application claims benefit of priority under
5 35USC § 119 to Japanese Patent Application No. 2003-146297,
filed on May 23, 2003, the entire contents of which are
incorporated by reference herein.

BACKGROUND OF THE INVENTION10 Field of the Invention

The present invention relates to a switch circuit for switching passing/cutting-off of a signal. Especially, the present invention relates to a technique for forming such kind of a circuit on a semiconductor substrate.

15

Related Art

An analog switch circuit for switching passing/cutting-off of a signal between two types of bi-directional input/output terminals is known. Fig. 8 is a 20 circuit diagram of such kind of a conventional analog switch circuit (United States Publication No. 5,892,387).

The analog switch circuit of Fig. 8 has a PMOS transistor P1 and an NMOS transistor N1 in which source terminals/drain terminals are connected to each other, and a 25 control circuit 1 for controlling on/off of the transistors P1 and N1. One of the source/drain terminals of the PMOS transistor P1 and one of the source/drain terminals of the NMOS transistor N1 are connected to a bi-directional first terminal I/O and another of the source/drain terminals of the PMOS transistor P1 and another of the source/drain terminals of the NMOS transistor N1 are connected to a bi-directional second terminal O/I.

The PMOS transistor P1 and the NMOS transistor N1 are turned on/off in sync with each other. A diode D5 is 35 connected between the source terminal of the PMOS transistor P1 and a substrate, and a diode D6 is connected between the

drain terminal and the substrate. A substrate of the NMOS transistor N1 is grounded.

The diodes D5 and D6 are diode parasitized between the source/drain terminal of the PMOS transistor P1 and the substrate. By providing the diodes D5 and D6, in a state that a power supply voltage is not supplied, when the voltages of the first and second voltages become higher than the power supply voltage, the gate voltage of the PMOS transistor P1 is raised from the first and second terminals I/O and O/I through the diodes D5 and D6 and the NAND gate G1 in order to turn off the transistor P1.

The control circuit 1 has the NAND gate G1 for inverting and outputting a control signal EN and an inverter INV1 for inverting and outputting an output of the NAND gate G1. The PMOS transistor P1 is turned on/off by the output of the NAND gate G1, and the NMOS transistor N1 is turned on/off by the output of the inverter INV1. The diode D1 is connected to the power supply line of the NAND gate G1 and the inverter INV1.

Next, operation of the analog switch circuit of Fig. 8 will be described hereinafter. First of all, when the power supply voltage is supplied, the analog switch is turned on/off in accordance with a logic of the control signal EN. More specifically, if the control signal EN is in high level, the output of the NAND gate G1 becomes low level, the output of the inverter INV1 becomes high level, and the PMOS transistor P1 and the NMOS transistor N1 turn on. Therefore, the signal can be transmitted and received between the first and second terminals I/O and O/I.

If the control signal EN is in low level, the output of the NAND gate G1 becomes high level, the output of the inverter INV1 becomes low level and the PMOS transistor P1 and the NMOS transistor N1 turn off. Therefore, the signal transmission path between the first and second terminals I/O and O/I are cut off.

On the other hand, when the power supply voltage is

not supplied, the output of the NAND gate G1 becomes a voltage substantially equal to a cathode voltage of the diode D1, and the output of the inverter INV1 becomes low level. In this state, when a voltage exceeding the power 5 supply voltage is supplied to the first and second terminals, the power supply voltage of the NAND circuit G1 rises via the diodes D5 and D6, and the output voltage of the NAND gate G1 also rises. Accordingly, the PMOS transistor P1 turns off, and the signal transmission path between the 10 first and second terminals I/O and O/I is cut off.

The diodes D5 and D6 are formed in the same well as the PMOS transistor P1, and even if the voltages of the first and second terminals I/O and O/I rise, the voltage of the well does not rise immediately. Therefore, it takes too 15 much time by when the output of the NAND gate G1 changes. Because of this, when the voltages of the first and second terminals rise sharply, the PMOS transistor P1 holds ON state for a certain time. Even if the power supply voltage is not supplied, the first and second terminals are brought 20 into conduction.

For example, when the signal voltage supplied to the first terminal I/O rises sharply, a time lag occurs until when the PMOS transistor P1 turns off. Accordingly, the signal is transmitted to the second terminal, and the second 25 terminal discharges electric charge with time constant of the resistance load and capacitance load. However, when frequency of the signal transmitted and received between the first and second terminals I/O and O/I is high, before discharge is completely finished, operations in which next 30 signal is supplied to the first terminal and again the second terminal is discharged are repeated. Because of this, the second terminal is maintained in a state of high level, and the signal transmission path between the first and second terminals is not cut off.

35 Fig. 9 is a diagram showing schematic configuration on a semiconductor substrate on which the analog switch circuit

of Fig. 8 is formed. As shown in Fig. 9, the PMOS transistor P1 and the diode D5 and D6 are formed in the same well NW.

When the power supply voltage is not supplied to the analog switch circuit, if the voltage of the first or second 5 terminal I/O or O/I rises sharply, the N well NW is charged by the voltage.

The sizes of the PMOS transistor P1 and the NMOS transistor N1 are large as many as several dozen times compared with the other transistors constituting the control 10 circuit 1. As an example, transistor width of the PMOS transistor P1 of the inverter INV1 in the control circuit 1 is 10 μ m, and the transistor width of the PMOS transistor P1 is 500 μ m.

Because of this, the size of the N well NW shown in 15 Fig. 9 becomes large, and the capacitance (about 5 pF) for the semiconductor substrate also becomes large. Accordingly, delay of about 5 ns occurs due to resistance component (about 1k Ω) of the N well NW and a time constant.

20

SUMMARY OF THE INVENTION

According to the present invention, a switch circuit formed on a semiconductor substrate, comprising:

a first terminal to which a signal of transmission object is inputted;

25 a second terminal from which a signal of transmission object is outputted;

a first transistor formed in a first semiconductor region in said semiconductor substrate, which has one of a source and a drain terminals connected to said first 30 terminal and another thereof connected to said second terminal;

a control circuit which controls a gate voltage of said first transistor; and

35 a first rectifying element which has an anode terminal connected to said first terminal, a cathode terminal connected to a power supply terminal of said control circuit,

said first rectifying element being formed in a second semiconductor region in said semiconductor substrate separate from said first semiconductor region.

Furthermore, a switch circuit formed on a 5 semiconductor substrate, comprising:

a first terminal to which a signal of transmission object is inputted;

a second terminal from which a signal of transmission object is outputted;

10 a p-type first transistor which has one of a source and a drain terminals connected to said first terminal and another thereof connected to said second terminal;

a control circuit which controls a gate voltage of said first transistor;

15 a first rectifying element formed in a first semiconductor region in said semiconductor substrate, which has an anode terminal to which a power supply voltage is supplied and a cathode terminal connected to a back gate of said first transistor; and

20 a second rectifying element formed in a second semiconductor region in said semiconductor substrate separate from said first semiconductor region, which has an anode terminal connected to said first terminal and a cathode terminal connected to a power supply terminal of 25 said control circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a circuit diagram of a first embodiment of an analog switch circuit according to the present invention.

30 Fig. 2 is a diagram showing internal configuration of the control circuit 1.

Fig. 3 is a diagram showing an example of schematic structure of a semiconductor substrate on which the analog switch circuit of Fig. 1 is formed.

35 Fig. 4 is a analog switch circuit according to the second embodiment of the present invention.

Fig. 5 is one example of a bus switch circuit.

Fig. 6 is a diagram showing one example of a circuit constituted by using bipolar transistors P1 and N1.

Fig. 7 is a diagram showing one example of an analog 5 circuit capable of transmitting the signal from the first terminal I/O terminal only in a direction of the second terminal.

Fig. 8 is a circuit diagram of such kind of a conventional analog switch circuit.

10 Fig. 9 is a diagram showing schematic configuration on a semiconductor substrate on which the analog switch circuit of Fig. 8 is formed.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

15 Hereinafter, a switch circuit according to the present invention will be more specifically described with regard to drawings. Hereinafter, an analog switch circuit will be described as an example of the switch circuit.

(First Embodiment)

20 Fig. 1 is a circuit diagram of a first embodiment of an analog switch circuit according to the present invention. The analog switch circuit of Fig. 1 has first and second terminals I/O and O/I for bi-directional signal input/output, a PMOS transistor P1 and an NMOS transistor N1 connected in parallel between the first and second terminals I/O and O/I, 25 a control circuit 1 for controlling on/off of the transistors, and diodes D1-D6.

One of the source and drain terminals of the PMOS transistor P1 is connected to the first terminal, and 30 another is connected to the second terminal. Similarly, one of the source and drain terminals of the NMOS transistor N1 is connected to the first terminal, and another is connected to the second terminal. The PMOS transistor P1 and the NMOS transistor N1 are turned on/off in sync with each other.

35 The control circuit 1 has an NAND gate G1 for inverting and outputting the control signal EN, and an

inverter INV1 for inverting and outputting the output of the NAND gate G1. The PMOS transistor P1 is turned on/off by the output of the NAND gate G1, and the NMOS transistor N1 is turned on/off by the output of the inverter INV1.

5 Fig. 2 is a diagram showing internal configuration of the control circuit 1. The NAND gate G1 has PMOS transistors P2 and P3 and NMOS transistors N2 and N3. The inverter INV1 has the PMOS transistor P4 and the NMOS transistor N4 connected in series.

10 The power supply voltage is supplied to an anode terminal of the diode D1, and a cathode terminal thereof is connected to a power supply terminal of the control circuit 1. The power supply voltage is supplied to the anode terminal of the diode D2, and the cathode terminal thereof 15 is connected on the substrate of the PMOS transistor P1. The substrate of the NMOS transistor N1 is grounded.

An anode terminal of the diode D3 is connected to the first terminal I/O, and a cathode terminal thereof is connected to the power supply terminal of the control 20 circuit 1. The anode terminal of the diode D4 is connected to the second terminal O/I, and the cathode terminal thereof is connected to the power supply terminal.

An anode terminal of the diode D5 is connected to the first terminal I/O, and a cathode terminal thereof is 25 connected on the substrate. An anode terminal of the diode D6 is connected to the second terminal O/I and a cathode terminal thereof is connected on the substrate.

The diodes D5 and D6 are diodes parasitized between the source/drain terminal of the PMOS transistor P1 and the 30 substrate. The diodes D5 and D6 perform a function transmitting potentials of the first and second terminals I/O and O/I to the N well NW1. By providing the diodes D5 and D6, in a state that the power supply is not supplied, when a voltage higher than a power supply voltage is 35 supplied to the first or second terminal terminal I/O or O/I, a substrate voltage of the PMOS transistor P1 is raised via

the diodes D5 and D6.

Different from Fig. 8, the diodes D5 and D6 are used only to set the substrate potential of the PMOS transistor P1, and the diodes D3 and D4 formed in a different N well 5 performs a potential control of the power supply terminal of the NAND gate G1.

Fig. 3 is a diagram showing an example of schematic structure of a semiconductor substrate on which the analog switch circuit of Fig. 1 is formed. As shown in Fig. 3, a P well PW and an N wells NW1 and NW2 are formed on the P type substrate 10. The NMOS transistor N1 is formed on the P well PW, the PMOS transistor P1 and the diodes D2, D5 and D6 are formed on the N well NW1, and the control circuit 1 and the diodes D1, D3 and D4 are formed on the N well NW2.

15 Next, operation of the analog switch circuit of Figs. 1-3. First of all, operation in the case that the power supply voltage is supplied will be described. If the control signal EN is in high level, the output of the NAND gate G1 is in low lever. and the output of the inverter INV1 is in high level. Because of this, the PMOS transistor P1 and the NMOS transistor N1 turn on, and signal transmission is bi-directional performed between the first terminals I/O and O/I.

Furthermore, if the control signal En is in low level, 25 the output of the NAND gate G1 becomes high level, and the output of the inverter INV1 becomes low level. Because of this, the PMOS transistor P1 and the NMOS transistor N1 turn off, and the signal transmission between the first and second terminals I/O and O/I is cut off.

30 On the other hand, when the power supply voltage is not supplied, the output of the inverter INV1 becomes low level, and the output of the NAND gate G1 becomes equal to a cathode voltage of the diode D1 as shown in Fig. 2. Because the output of the inverter INV1 is in low level, the NMOS 35 transistor N1 is always in off state.

At this time, when a voltage higher than the power

supply voltage is supplied to the first and second terminals I/O and O/I, the cathode voltage of the diode D1 rises via a diode D3. Because of this, the output of the NMOS transistor N1 becomes high level, and the PMOS transistor P1 turns off.

5 When the PMOS transistor P1 turns off, the signal transmission between the first and second terminals I/O and O/I is surely cut off.

Compared with the conventional analog switch circuit shown in Fig. 8, according to the present embodiment, the 10 NAND gate G1 and the diodes D1, D3 and D4 are formed in the same N well NW2, and the PMOS transistor P1 and the diodes D2, D5 and D6 are formed in a N well NW1 different from the N well NW2.

That is, according to the present embodiment, two N 15 wells NW1 and NW2 are provided. That is, the N well NW2 in which the diodes D1, D3 and D4 are formed are provided separate from the N well NW1 in which the PMOS transistor P1 is formed. Sizes of the N wells NW1 and NW2 are smaller than that of the conventional N well shown in Fig. 8. More 20 specifically, the capacitor C2 between the N well NW2 and the p type semiconductor substrate is 1/10 times of that of Fig. 8, i.e. about 0.5 pF. Accordingly, a time when sharp voltage rising of the first and second terminals I/O and O/I is transmitted to the power supply terminal of the NAND gate 25 G1 is largely shortened, i.e. about 0.5 ns.

If assumed that about 0.5 ns is necessary for signal passing of the control circuit 1, it is possible to turn off the PMOS transistor P1 with a delay of 1.0 ns in total.

Thus, according to the present embodiment, the diodes 30 D3 and D4 for transmitting sharp voltage rising of the first and second terminals I/O and O/I to the NAND gate G1 are formed in the N well NW2 provided separate from the N well NW1 in which the PMOS transistor P1 and the diodes D5 and D6 for the substrate potential setting are formed. Because of 35 this, it is possible to largely downsize size of the N well compared with the conventional circuit, thereby quickly

transmitting sharp voltage rising of the first and second terminals I/O and O/I to the power supply terminal of the NAND gate G1. Accordingly, when the voltages of the first and second terminals I/O and O/I has rapidly risen in a 5 state that the power supply voltage is not supplied, it is possible to quickly turn off the PMOS transistor P1. Therefore, it is possible to surely cut off signal transmission between the first and second terminals I/O and O/I.

10 (Second Embodiment)

A switch circuit according to a second embodiment of the present invention constitutes the diodes D1-D6 of Fig. 1 by MOS transistors.

15 Fig. 4 is a analog switch circuit according to the second embodiment of the present invention. In the analog switch circuit of Fig. 4, the diodes D1-D6 are composed of MOS transistors M1-M6. In these MOS transistors, source terminals are shortcut to the corresponding gate terminals.

Because operation of the circuit of Fig. 4 is 20 completely the same as that of the circuit of Fig. 1, description is omitted.

The analog switch circuits of the above-mentioned first and second embodiments may be used as a bus switch circuit 10 containing a plurality of analog switch circuits 25 in an IC package, as shown in Fig. 5. This kind of bus switch circuit 10 can be generally used in a digital circuit such as a data bus and an address bus.

In the above-mentioned embodiment, an example in which the analog switch circuit is constituted by using the MOS 30 transistors has been described. The present invention can constitute by using bipolar transistors and Bi-CMOS transistors.

Fig. 6 shows one example of a circuit constituted by using bipolar transistors P1 and N1. The circuit operation 35 of Fig. 6 is the same as that of Fig. 1.

In the above-mentioned embodiment, an example in which

the signals are bi-directional transmitted between the first and second terminals I/O and O/I has been described. The present invention is also applicable to the analog switch circuit for transmitting the signal in one direction.

5 For example, Fig. 7 shows one example of an analog circuit capable of transmitting the signal from the first terminal I/O terminal only in a direction of the second terminal. The circuit of Fig. 7 is the same as the circuit of Fig. 1 except that the diode is not connected between the 10 second terminal O/I and the power supply terminal of the NAND gate G1.